We show that explicit model predictive control (EMPC) laws, or more generally continuous piecewise affine control (PWA) laws on polyhedra, can be represented by multiway trees with two important features: (i) Their height can be reduced arbitrarily by increasing their order m (i.e. the number of binary tree nodes hidden in each multiway node). (ii) A multiway node can be evaluated as fast as a binary node with a simple but massively concurrent (or "parallel") procedure for m ≫ 1. As a result the control law evaluation can be evaluated considerably faster than with a binary tree. Furthermore, we show that a multiway tree representation of an EMPC control law can be derived from the corresponding binary tree representation with a simple algorithm. Finally, we demonstrate that programmable logic devices are ideally suited for an implementation. First tests show that EMPC control laws with several thousand hyperplanes can be evaluated in a few clock cycles on compact, low-cost, low-power programmable logic devices.
INTRODUCTION
Model predictive control (MPC) has been acclaimed for its ability to handle constrained multivariable systems. MPC generally is computationally demanding, however. The number of potential applications of MPC has increased ever since it has been shown that MPC control laws can be computed explicitly for large classes of problems (Bemporad et al., 2002a,b) . Once available, an EMPC control law can be evaluated in two simple steps: (1) searching for the polyhedron that contains the current state of the system, and (2) evaluating the affine function that applies on this polyhedron. While algorithmically simpler than online MPC, step (1) still turns out to be computationally demanding whenever the number of polyhedra is large. Tøndel and Johansen (2002) and Tøndel et al. (2003) proposed to arrange the hyperplanes that define the polyhedra in a binary search tree. Since the height h of a heightbalanced binary tree T with N int internal nodes is bounded above by h ≤ 1.4404 log 2 (N int +1)+1 (Adelson-Velskii and Landis, 1962) , the time needed to search the valid polyhedron grows logarithmically in the number of hyperplanes. Notice that the binary tree needs to be height-balanced for this bound to hold. Other tree-based approaches have been proposed for approximate EMPC (Johansen, 2004) and recently for the more general problem of PWA functions on regular grids (Oliveri et al., 2009; Storace and Poggi, 2009 ). These tree-based representations of EMPC control laws and PWA functions have successfully been used in implementations on programmable logic devices (Oliveri et al., 2009; Storace and Poggi, 2009; Johansen et al., 2007) . The purpose of the present paper is twofold. We show that EMPC control laws, or more generally PWA functions on polytopes, can be represented by a multiway tree T M that has a smaller height h M than the binary tree. More specifically, h M ≤ 1.4404 log m+1 (N int + 1) + 1, where m is the order of the multiway tree, i.e. (m + 1) is the maximum number of children of a node in the new tree, which is assumed to be a natural power of 2 for simplicity (see Sect. 3). As a consequence of the smaller height, the search for the valid polyhedron requires fewer steps. Secondly, we show that the nodes of the multiway tree T M can be evaluated as fast as a node of the binary tree T even for m ≫ 1 with a simple, massively concurrent circuit. We claim that EMPC control laws with a dozen to several thousand hyperplanes can be evaluated in a few (< 10) clock cycles on compact, low-cost, lowpower programmable logic devices. Since current field programmable gate arrays (FPGA) have clock frequencies of about 1GHz, EMPC on the nanosecond time scale will soon be feasible.
BACKGROUND AND NOTATION
We consider LTI systems of the form
where the constraints y min ≤ y(t) ≤ y max , u min ≤ u(t) ≤ u max must be obeyed for t ≥ 0. In Eq. 1 x(t) ∈ X ⊆ R nx , u(t) ∈ U ⊆ R nu and y(t) ∈ R ny are state, input and output variables, and X and U are polyhedra. Assume (A, B) is stabilizable, and assume we intend to regulate the system (1) to the origin. MPC solves, at each sampling time instance t, the following optimization problem in U = (u
s.t.
where
Furthermore, K is a gain matrix, x t+k|t denotes the predicted state vector at time t+k, and h y , h u ≤ h y , and h c are the output, input and constraint horizon, respectively. Bemporad et al. (2002b) show that the solution of the MPC optimization problem (2), (3) has the following structure. There exist a finite number n P of nonempty polytopes P i of the form
where a finite number of at least n x + 1 inequalities occur for each polytope P i , and where this number depends on i. These polytopes have pairwise disjoint interiors, and their union is X . We refer to equations of the form
where a i ∈ R nx , a i = 0, and b i ∈ R, as hyperplane equations, since h i (x) = 0 defines a hyperplane in R nx . The control law u : X → U that results from solving (2) and (3) is continuous and can be stated in the form
where F i ∈ R nu×nx and g i ∈ R nu , i = 1, . . . , n P (Bemporad et al., 2002a) .
Polytopes as defined in Eq. (4) can conveniently be rewritten by using index sets (Tøndel and Johansen, 2002 
where n h denotes the number of hyperplanes. This representation suggests to evaluate each hyperplane equation only once for a given x, and to record the sign of the result. More precisely, let T be a height-balanced binary tree of the type shown in Fig. 1(a) , where each internal node represented by a filled circle corresponds to a hyperplane h i (x). Define the mapping π T (x) : X → {0, 1} n h by its components π T,1 (x), . . . , π T,n h (x) where
Then x ∈ P i if and only if
Note that π T,j (x) is defined for all hyperplanes j = 1, . . . , n h , while Eq. (9) involves only j ∈ I
is in general only a small subset of the indices of all hyperplanes.
MULTIWAY TREES FOR CONCURRENT EVALUATION OF EMPC LAWS
Consider a rooted binary tree T with N nodes. The length of the path from the root node to a node n i is called the depth of the node n i , where the depth of the root node is zero by convention. The height of the tree T refers to the largest depth that can be found in the tree. As an extension of the binary tree we introduce a multiway tree with certain properties. A tree is called tree of order m if its root node has more than one and at most (m + 1) outgoing edges, all of its internal nodes except the root node have exactly one ingoing edge and at least one and up to (m + 1) outgoing edges, and its external nodes have exactly one ingoing and no outgoing edges. A multiway node of the form of an internal node is called an m-node for short. A tree of order m is called height-balanced, if, for any of its internal nodes, the heights of any two of its subtrees at this node differ by at most one. The notions of a leaf, an internal node, and an external node are understood as in the binary case. We refer to a height-balanced tree of order m as an M-tree for short. An M -tree can be constructed from a binary tree by merging binary nodes into m-nodes. We describe how to construct an m-node in Alg. 1 and Def. 1. An M -tree can then be constructed according to Alg. 2. Algorithm 1. Let T be a height-balanced full leftist binary tree that represents an EMPC control law, i.e. each internal node of T represents a hyperplane as defined in Eq. (5) and each external node of T represents a polytope as defined in Eq. (4). Assume that T has N int ≥ 1 internal nodes. Let m ∈ N, m > 0 be arbitrary. Construct a subtree S of T by traversing across the internal nodes of T as in a breadth first search starting at the root node of T until min(m, N int ) internal nodes of T have been visited. By λ 1 , . . . , λ k , k ≤ m + 1 refer to the leaves of S, where the numbering is arbitrary.
Algorithm 1 requires the tree T to be leftist. This condition is merely added for convenience. Without proof we claim that for any binary tree T that fulfills the conditions of Alg. 2 there exists a leftist binary treeT that represents the same EMPC control law as T .T can be constructed from T by inverting the signs of some of its hyperplanes and interchanging left and right children accordingly.
The subtree S that results from Algorithm 1 is absorbed into a new type of node. Definition 1. (m-node and m-subtree) Let T and m be as in Alg. 1. Apply Alg. 1 to T . We call the resulting subtree S m-subtree. By m-node we refer to the node of order m that contains the internal nodes of S and that has as its outgoing edges the edges that lead to the nodes λ 1 , . . . , λ k that result from Alg. 1.
Note that by construction the internal nodes of S are internal nodes of T , while the leaves of S may be internal or external nodes of T . Algorithm 1 and Def. 1 are illustrated in Fig. 1 . An m-node resp. m-subtree of a height-balanced leftist binary tree T need not be located at the root node of T . Since any subtree of T is a heigh-balanced leftist binary tree, Alg. 1 may be applied to any internal node of T . This is apparent from Fig. 2 . Based on the notion of an m-node we can now introduce a simple algorithm for the construction of an M -tree. Algorithm 2. Let T and m be as in Alg. 1. The following steps provide an M -tree denoted by T M that represents the same EMPC control law as T .
0 LetT := T . 1 Apply Alg. 1 to the root node ofT . Replace the resulting subtree S ofT by the m-node that is defined by S according to Def. 1. Let λ 1 , . . . , λ k be as in Alg. 1. 3 For ν = λ 1 , . . . , λ k , carry out the following steps.
3.1 If ν is an external node of T , skip it and continue with the next leaf at 3. 3.2 Apply algorithm 2 to the subtree ofT that emanates at root node ν. 4 Set T M :=T and return T M .
Algorithm 2 and the M -tree T M are illustrated in Fig. 2 . We claim without proof that T M and T represent the same control law. This is apparent, since the m-nodes of T M merely absorb and hide some of the binary nodes of T . 
Bound on M -tree height
The height of the binary tree T and the height of the Mtree that results from applying Alg. 2 to T are related as stated in Prop. 1 and Cor. 1. Proposition 1. (upper bound on height of M -tree) Let T be a height-balanced full binary tree that represents an EMPC control law, i.e. each internal node of T represents a hyperplane as defined in Eq. (5) and each external node of T represents a polytope as defined in Eq. (4). Let m ∈ N, m > 0 be arbitrary. Assume that T has N int ≥ 1 internal nodes. By h int denote the internal height of T . By T M denote the M -tree that results from applying Alg. 2 to T . Then the height h M of T M is bounded above according to
A sketch of the proof of Prop. 1 is given in the appendix.
Since the height h of any height-balanced binary tree with N nodes is bounded above according to Adelson-Velskii and Landis (1962) by
we have the following corollary, where we assume m + 1 = 2 k , for some k ∈ N for simplicity. 
In Eq. (13) we used 1/ log 2 (
2 ) ≤ 1.4404. The bound on h M stated in Prop. 1 is tighter than the bound stated in Cor. 1. Corollary 1 is stated, however, because it makes the logarithmic dependency with a basis m + 1 explicit. We note that the M -tree and its construction according to Alg. 2 are reminiscent of the B-tree and its variants and their construction by bulk loading. It can be shown by example, however, that bulk loading does in general not result in a multiway tree that represents the same piecewise affine function as the original binary tree.
Fast evaluation of m-nodes
As anticipated at the beginning of Sect. 3 an m-node is the key to a speedup of the evaluation of the EMPC control law. The speedup is obtained by a concurrent (or "parallel") evaluation of the m binary nodes contained in each m-node. In order to introduce the concurrent approach to evaluating an M -tree T M , we need to relate the paths from the root node of T M to its leaves to the mapping π introduced in Sect. 2. This is done in the following definition. Definition 2. (path p and mapping σ S ) Let T be an arbitrary full binary tree with N int ≥ m internal nodes n 1 , . . . , n Nint and corresponding hyperplanes h 1 , . . . , h Nint of the form (5), where m ∈ N, m > 0 is arbitrary. Let S be an m-subtree that results from applying Alg. 1 to T . Denote the nodes of S and the corresponding hyperplanes by n i1 , . . . , n im and h i1 , . . . , h im , resp., and assume without restriction that n i1 is the root of S. By λ 1 , . . . , λ m+1 denote the leaves of S that result from Alg. 1. Identify any leaf λ k of S with the unique path p from n i1 to λ k , or equivalently, with the mapping σ S (k) defined by its m components 
where j = 1, . . . , m.
If σ S,j (k) = −1 for a j ∈ {1, . . . , m}, then node n ij and hyperplane h ij do not play a role for the path p from the the root n i1 to the leaf λ k . It is therefore sufficient to consider the subsequence of σ S,1 , . . . , σ S,m that contains only those entries that are either 1 or 0, which can formally be defined as follows. Definition 3. (condensed mappingσ) Let the assumptions and σ S be as in Def. 2. Let k ∈ {1, . . . , m} be arbitrary. By j 1 , . . . , jm denote the largest subsequence of 1, . . . , m such that σ S,j l (k) = −1 for all l = 1, . . . ,m.
As discussed in Sect. 2 the binary search on T can be represented by π T (x) for any binary tree T that fulfills the conditions stated in Prop. 1. For the subtree S from Def. 2 this mapping π S (x) is defined on X by the components
In analogy toσ S we defineπ S by itsm components
where j 1 , . . . , jm andm are as in Def. 2. Then carrying out a binary search for x ∈ X on S results in the leaf λ k if and only if, for all j = 1, . . . , m with σ S,j (k) = −1,
or equivalently, if, for all l = 1, . . . ,m, This suggests the following algorithm for the concurrent (or "parallel") evaluation of an m-node. Algorithm 3. Let S be an m-subtree of an M -tree T M . Let the internal nodes n i1 , . . . , n im of S with corresponding hyperplanes h i1 , . . . , h im , the leaves λ k , k = 1, . . . , m + 1, and the mapping σ S be as in Def. 2. Furthermore, assume an x ∈ X is given. The following algorithm returns a λ k such that a polytope P l with x ∈ P l is a leaf of the subtree of T with root node λ k .
1 For j = 1, . . . , m calculate π S,j (x), simultaneously for all j, and collect the result in the sequence of m bits Π = (π S,1 (x), . . . , π S,m (x)). 2 For k = 1, . . . , m + 1, carry out the following comparisons simultaneously for all k: 2.1 Obtain the subsequencē σ S (k) = (σ S,1 (k), . . . ,σ S,m (k)) (20) from σ S according to Def. 3 and the subsequencē
The mappings σ S ,σ S , π S ,π S and Alg. 3 can be defined accordingly if the requirement N int ≥ m is dropped in Def. 2. We state only the case N int ≥ m in order to avoid a too tedious notation.
IMPLEMENTATION AND EXAMPLES
Algorithm 3 can efficiently be carried out with the circuit sketched in Fig. 3 . Consider Fig. 3(a) first. Each MULT block calculates one product a ij ,l x l , l ∈ {1, . . . , n}, where x ∈ R n is the current state space vector. These n independent multiplications can be carried out with n parallel MULT blocks as sketched in Fig. 3(a) . Subsequently, the SUM block carries out n − 1 additions to calculate a T ij x, and the LEQ block compares a T ij x to b ij to give π S,j as defined in Eq. (16). The components of π S can be calculated independently as indicated in Fig. 3(b) , where the circuit from Fig. 3(a) is repeated m times. This concludes step 1 of Alg. 3. The COMP block in Fig. 3(b) implements step 2 of Alg. 3 as a bitwise comparison of the binary numbers π S (k) andσ S (k). Two levels of concurrency (or "parallelism") are apparent from Fig. 3 . For one, the multiplications necessary to evaluate a single hyperplane equation (5) can be carried out simultaneously. Secondly, all m hyperplanes of an mnode can be treated simultaneously. As a result, an mnode withm binary nodes and an m-node withm >m nodes can be evaluated in the same period of time, as long as the hardware resources necessary to implement themfold concurrency sketched in Fig. 3(b) are available. In particular this statement holds form = 1 andm > 1, i.e. an m-node can be evaluated as fast as a binary node. It is stressed, however, that the number of necessary MULT blocks grows bilinearly in the concurrency m and the state space dimension n x .
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Examples
The circuit sketched in Fig. 3 can conveniently be implemented on a programmable logic device such as an field programmable gate array (FPGA) using a hardware description language, e.g. VHDL or Verilog. Many FPGAs provide dedicated circuit blocks for fast integer multiplications, which are ideally suited to implement fast MULT blocks, where we assume that real numbers are represented by an appropriate fixed point format. The SUM and LEQ block correspond to simple VHDL or Verilog language elements. The COMP block can be implemented as a comparison of the binary numbersπ S (k) andσ S (k) with a bitwise NXOR operation. We considered the following three systems, which we refer to as Example 1, 2, and 3, respectively. By I we denote the identity of the appropriate dimension. 1, 1, 1) T . The first example is a double integrator system that is frequently considered in the EMPC literature. Examples 2 and 3 are not related to actual systems but have merely been chosen to generate EMPC control laws with a useful number of polytopes. In all calculations the prediction and control horizon are set equal and denoted by H.
Test results are summarized in Tab. 1. The symbols h int , h M , h max M , n cyc , ϕ, and e mr denote the internal height of the binary tree that represents the EMPC law, the height of the M -tree, the upper bound on the height of the Mtree from Eq. (10), the maximum number of cycles on the FPGA needed to evaluate the EMPC control law with the M -tree, the fraction of the FPGA hardware resources (slices) used, and a measure of the error explained below. For each of the three examples we increased m until either m + 1 would have exceeded the hardware resources of the FPGA (rows 8, 12, 17, 21) , or until the tree height cannot be reduced any further, because an M -tree resulted that consisted of only a root node (h M = 0, rows 4, 8, 26). All circuits were defined in VHDL with the tool chain sketched in Fig. 4 and tested with 10 4 randomly generated points x ∈ X . The error e mr given in Tab 1 was calculated by determining the absolute relative error for each random x between u(x) as calculated by the circuit proposed here and the result provided by the MPT toolbox (Kvasnica et al., 2004) with single precision floating point numbers, and by averaging over all 10 4 absolute relative errors. Errors reported in Tab. 1 are within the expected rounding errors that arise due to the fixed point representation. For all reported results, the polyhedron determined by the FPGA implementation was equal to the polydron determined by matlab with the same fixed point representation.
The circuits for examples 2 and 3 have been tested in the ModelSim simulator. For 10 4 random points x ∈ X u(x) as evaluated in ModelSim were equal to u(x) evaluated with the MPT toolbox, where the same fixed point representation was used in ModelSim and matlab. Our results demonstrate that an m-node can be evaluated in one clock cycle with the circuit architecture sketched in Fig. 3 . Evaluating the r.h.s. of u(x) as defined in Eq. 6 requires another clock cycle. Note the described timing is consistent with n cyc = h M + 2 in Tab. 1. While the FPGA used for testing here is not particularly fast (Xilinx Spartan 3-E, 50MHz, i.e. clock cycle time 20ns), the control action u(x) can be calculated in no more than 100ns for all the examples treated here with the respective highest level of concurrency m 1 . We stress that the number of cycles depends on details such as the availability of resources such as dedicated multipliers and memory on the particular hardware. The examples corroborate the theoretical result on the tree height reduction and the resulting speedup in EMPC control law evaluation stated in Prop. 1. 5. CONCLUSIONS We introduced a multiway tree for the representation of explicit solutions of MPC problems, and an algorithm for the construction of such a multiway tree from a EMPC law binary tree. The height of the proposed multiway tree of order m is of order log m+1 (n h + 1), where n h denotes the number of hyperplanes in the EMPC control law. The time needed to evaluate a multiway tree node was shown not to depend on m. Therefore, an m-node can be evaluated as fast as a binary node (m = 1), if computational resources suffice to evaluate m > 1 binary tree nodes simultaneously. We proposed a simple circuit for the concurrent evaluation of an m-node with m > 1, which can conveniently be implemented on a programmable logic device. The concurrency m is only limited by the resources that are available on the programmable logic device. The multiway tree, the algorithm for its construction, and the circuit for its evaluation were successfully tested for values of m up to m = 27 in actual hardware circuits, and up to m = 500 in a commercial VHDL simulator. We note that the example size is currently only limited due to memory limitations on the 32bit operating system used for 1 At time of submission (10/2010), the fastest FPGA available were > 10 times faster and provided a larger number of MULT blocks than the one used here. 2 all results obtained with Xilinx Spartan 3-E Speed Grade-4 (xc3s500e-4fg320), 50MHz, 18bit fixed point, fraction length 10 circuit synthesis. In all examples we were able to decrease the number of clock cycles needed to evaluate the EMPC control law by increasing m as anticipated theoretically. For the particular systems treated here, for example, this upper bound was n cyc ≤ 5. At a typical clock frequency of 500MHz of a current FPGA, this corresponds to an upper bound of 10ns on the EMPC control law evaluation time for the example size treated here. The circuits used here are considerably simpler than even the simplest microprocessor. It is therefore reasonable to expect that a much higher concurrency can be achieved with a programmable logic device than with a microprocessor, if the same hardware technology is used for both. Clearly, the low power consumption of programmable logic devices and their low cost are additional benefits.
APPENDIX
We give a sketch of the proof of Prop. 1. An m-node is called full if it contains m binary nodes. It is called terminal if none of its children are m-nodes and called nonterminal otherwise. Without restriction we assume that T is leftist; see the comment below Alg. 1. It can be shown that every nonterminal node of an M -tree that results from Alg. 2 is full by construction. Furthermore, it can be shown that for any m-subtree S that corresponds to a nonterminal m-node that results from applying Alg. 2 to T , the length l of any path from the root node of S to any of its leaves that is an internal node of T is bounded according to l ≥ floor(log 2 (m + 1)).
(22) For a path p from the root node of T to any of its leaves, there exists a sequence of m-nodes q 1 , . . . , q k , q k+1 through T M that p passes through. Since each of them has at least one child that is an m-node, the nodes q 1 , . . . , q k are nonterminal, thus full, consequently (22) applies. This implies lp ≥ k (floor(log 2 (m + 1))) + 1, for the length lp of p where the trailing 1 accounts for q k+1 , which contains at least one internal node of T by construction. Substituting lp ≤ h int and solving for k results in k + 1 ≤ h max M . Since the path p is arbitrary, this proves the desired result.
